Design of High Gain Low Voltage CMOS Comparator
نویسندگان
چکیده
منابع مشابه
A New Low-Voltage, Low-Power and High-Slew Rate CMOS Unity-Gain Buffer
Class-AB circuits, which are able to deal with currents several orders of magnitude larger than their quiescent current, are good candidates for low-power and high slew-rate analog design. This paper presents a novel topology of a class AB flipped voltage follower (FVF) that has better slew rate and the same power consumption as the conventional class-AB FVF buffer previously presented in liter...
متن کاملDESIGN OF HIGH SPEED LOW VOLTAGE COMPARATOR DESIGN ON 180nm CMOS
In this paper, A CMOS comparator with high low power application is presented. The comparator has been designed and simulated in 180nm CMOS technology. It is designed to sense low voltage using Double-Tail Dual-Rail Dynamic switching method.
متن کاملA Negative Conductance Voltage Gain Enhancement Technique for Low Voltage High Speed CMOS Op Amp Design
A new circuit technique for voltage gain enhancement in CMOS op amp design suitable for low voltage and high speed operation is presented in this paper. A negative conductance is used to cancel the positive output conductance of an amplifier thereby reducing the total equivalent output conductance and increasing the voltage gain of the amplifier. The negative conductance is derived from the out...
متن کاملA high speed low input current low voltage CMOS current comparator
A new high speed low input current comparator is proposed in this paper. Based on a simple negative feedback scheme around the transimpedance stage with an emphasis on a very large loop-gain, the transformed voltage signal is maintained at the lowest swing that results in a speed improvement. On a 0.25um TSMC CMOS process, simulation results demonstrate propagation delays of 3.6ns with ±100nA i...
متن کاملDesign of a High Frequency Low Voltage CMOS Operational Amplifier
This paper presented a method for the design of a high frequency CMOS operational amplifier. The OPAMP is designed using tsmc 0.18 micron CMOS technology which operates at 2.5V power supply. This is a two stage CMOS OPAMP which employs a miller capacitor. To design a two stage OPAMP is a multi-dimensional optimization problem where optimization of one or more parameters may easily result into d...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal for Research in Applied Science and Engineering Technology
سال: 2018
ISSN: 2321-9653
DOI: 10.22214/ijraset.2018.4261